Repository logo
  • English
  • Català
  • Čeština
  • Deutsch
  • Español
  • Français
  • Gàidhlig
  • Italiano
  • Latviešu
  • Magyar
  • Nederlands
  • Polski
  • Português
  • Português do Brasil
  • Suomi
  • Svenska
  • Türkçe
  • Қазақ
  • বাংলা
  • हिंदी
  • Ελληνικά
  • Yкраї́нська
  • Log In
    or
    New user? Click here to register.Have you forgotten your password?
Repository logo
  • Communities & Collections
  • Research Outputs
  • Fundings & Projects
  • People
  • Statistics
  • English
  • Català
  • Čeština
  • Deutsch
  • Español
  • Français
  • Gàidhlig
  • Italiano
  • Latviešu
  • Magyar
  • Nederlands
  • Polski
  • Português
  • Português do Brasil
  • Suomi
  • Svenska
  • Türkçe
  • Қазақ
  • বাংলা
  • हिंदी
  • Ελληνικά
  • Yкраї́нська
  • Log In
    or
    New user? Click here to register.Have you forgotten your password?
  1. Home
  2. Indian Institute of Technology Madras
  3. Publication7
  4. FPGA based control board development for medium-voltage high-power three-phase dual active bridge converter
 
  • Details
Options

FPGA based control board development for medium-voltage high-power three-phase dual active bridge converter

Date Issued
24-02-2014
Author(s)
Tripathi, Awneesh K.
Shah, Mihir
Madhusoodhanan, Sachin
Bhattacharya, Subhashish
Hatua, Kamalesh
DOI
10.1109/IECON.2014.7048698
Abstract
A high power Y: Y/Δ three-phase Dual Active Bridge (DAB) topology offers higher power density, smaller switching stress, smaller volume of magnetics and smaller DC capacitor over single phase DAB. Therefore this topology is suitable for medium voltage (MV) applications. The high-frequency DAB currents are nearly sinusoidal suited for D-Q transformation which enables fast average mode current control for device protection. But it requires fast ADC conversions and processing speed to implement this control. Also the PWM channel requirement for this topology is high. A DSP repeats an infinite loop of calculations serially. Thus it has limited loop speed in case of longer algorithm size which limits the control bandwidth. An FPGA based control is suitable as it can process the algorithm in programmable combinational logic circuits which offer few nano-seconds of propagation delay. And thus the only speed limitation is the ADC conversion speed. But an FPGA board does not readily offer all the features required for this application. Therefore an ultra-fast 2 MSPS parallel ADC interface board has been developed to achieve the control objectives for the topology in this paper.
Indian Institute of Technology Madras Knowledge Repository developed and maintained by the Library

Built with DSpace-CRIS software - Extension maintained and optimized by 4Science

  • Cookie settings
  • Privacy policy
  • End User Agreement
  • Send Feedback