Options
An area optimized reconfigurable encryptor for AES-Rijndael
Date Issued
04-09-2007
Author(s)
Alam, Monjur
Ray, Sonai
Mukhopadhayay, Debdeep
Ghosh, Santosh
Roychowdhury, Dipanwita
Sengupta, Indranil
Abstract
This paper presents a re configurable architecture of the Advanced Encryption Standard (AES-Rijndael) cryptosystem. The suggested re configurable architecture is capable of handling all possible combinations of standard bit lengths (128,192,256) of data and key. The fully rolled inner-pipelined architecture ensures lesser hardware complexity. The work develops a FSMD model based controller which is ideal for such iterative implementation of AES. S-boxes here have been implemented using combinational logic over composite field arithmetic which completely eliminates the need of any internal memory. The design has been implemented on Xilinx Vertex XCV1000 and 0.18(1 CMOS technology. The performance of the architecture has been compared with existing results in the literature and has been found to be the most compact implementations of the AES algorithm. © 2007 EDAA.