A microprocessor-based scheme for deriving sampling frequency

A scheme using the counter-timer 8253 in a microprocessor environment is described for deriving a synchronized time signal, whose frequency is an integral multiple of a given reference. Conventional PLL and associated circuitry are dispensed with. Errors arising out of the use of finite clock frequency and computational bit length are quantified. The scheme is also suitable for micro-controller-based applications. © 1992.