Options
A novel power-managed scan architecture for test power and test time reduction
Date Issued
01-01-2008
Author(s)
Devanathan, V. R.
Ravikumar, C. P.
Mehrotra, Rajat
Indian Institute of Technology, Madras
Abstract
In sub-70 nm technologies, leakage power becomes a significant component of the total power. Designers address this concern by extensive use of adaptive voltage scaling techniques to reduce dynamic as well as leakage power. Low-power scan test schemes that have evolved in the past primarily address dynamic power reduction, and are less effective in reducing the total power. This paper proposes a Power-Managed Scan (PMScan) scheme which exploits the presence of adaptive voltage scaling logic to reduce test power. Some practical implementation challenges that arise when the proposed scheme is employed on industrial designs are also discussed. Experimental results on benchmark circuits and industrial designs show that employing the proposed technique leads to a significant reduction in dynamic and leakage power. The proposed method can also be used as a vehicle to trade-off test application time with test power by suitably adjusting the scan shift frequency and scan-mode power supplies. Copyright © 2008 American Scientific Publishers All rights reserved.
Volume
4