Repository logo
  • English
  • Català
  • Čeština
  • Deutsch
  • Español
  • Français
  • Gàidhlig
  • Italiano
  • Latviešu
  • Magyar
  • Nederlands
  • Polski
  • Português
  • Português do Brasil
  • Suomi
  • Svenska
  • Türkçe
  • Қазақ
  • বাংলা
  • हिंदी
  • Ελληνικά
  • Yкраї́нська
  • Log In
    or
    New user? Click here to register.Have you forgotten your password?
Repository logo
  • Communities & Collections
  • Research Outputs
  • Fundings & Projects
  • People
  • Statistics
  • English
  • Català
  • Čeština
  • Deutsch
  • Español
  • Français
  • Gàidhlig
  • Italiano
  • Latviešu
  • Magyar
  • Nederlands
  • Polski
  • Português
  • Português do Brasil
  • Suomi
  • Svenska
  • Türkçe
  • Қазақ
  • বাংলা
  • हिंदी
  • Ελληνικά
  • Yкраї́нська
  • Log In
    or
    New user? Click here to register.Have you forgotten your password?
  1. Home
  2. Indian Institute of Technology Madras
  3. Publication3
  4. Optimization of C Doped Buffer Layer to Minimize Current Collapse in A1<inf>0.83</inf>I n<inf>0.17</inf>N/GaN HEMT by Studying Drain Lag Transients
 
  • Details
Options

Optimization of C Doped Buffer Layer to Minimize Current Collapse in A1<inf>0.83</inf>I n<inf>0.17</inf>N/GaN HEMT by Studying Drain Lag Transients

Date Issued
23-09-2020
Author(s)
Mukherjee, Shankha
Kanaga, Srikanth
Dasgupta, Nandita 
Indian Institute of Technology, Madras
Dasgupta, Amitava 
Indian Institute of Technology, Madras
DOI
10.1109/WiPDAAsia49671.2020.9360261
Abstract
The performances of GaN-based HEMTs as RF power amplifiers are limited by reliability issues such as current collapse. C-doping in GaN buffers reduces butter leakage and improves breakdown voltage but at the same time, introduces acceptor traps leading to current collapse. In this paper, butter trapping effects have been studied for different AlInN/GaN HEMTs in light of drain lag transients. Three different GaN butter structures have been considered. Initially, HEMT having unintentionally doped GaN butter is fabricated, and its experimental results are used for simulation validation. Then, simulation models are extended for HEMTs having C-doped buffers. In the simulations, acceptor type of traps are considered in the doped GaN butter layers. Self-heating effects are also taken into account. The drain lag turn-on mixed-mode 2D TCAD simulations are carried out to analyze the dynamic responses. An optimum butter structure is proposed based on transient results. A two-layer butter having an unintentionally doped GaN layer near the channel and C-doping in the rest shows minimum butter trapping effects. The optimum thickness of the unintentionally doped layer is estimated as 400 nm. Further simulations reveal the impact of C-doped layer thickness and trap concentrations in drain lag transients.
Subjects
  • AlInN/GaN high-electr...

  • buffer traps

  • C-doped GaN buffer

  • current-collapse

  • device simulation

  • drain lag

Indian Institute of Technology Madras Knowledge Repository developed and maintained by the Library

Built with DSpace-CRIS software - Extension maintained and optimized by 4Science

  • Cookie settings
  • Privacy policy
  • End User Agreement
  • Send Feedback