Efficient implementation of MPEG video codec using dual processors

Presented here is a parallel processing system based on a Digital Signal Processor (DSP) and a PC-AT host processor to increase the computational speed of the MPEG compression algorithm. The algorithm is split into independent tasks of approximately the same complexity, allocated to the DSP and the host processor based on the relative merits of the tasks and computed concurrently resulting in a twofold increase in speed. Furthermore, a provision is made to enable the user to effect a compression-quality tradeoff.