Study on next-generation two-stage architecture for synchronous buck converter in high-power-density computing power supplies