Repository logo
  • English
  • Català
  • Čeština
  • Deutsch
  • Español
  • Français
  • Gàidhlig
  • Italiano
  • Latviešu
  • Magyar
  • Nederlands
  • Polski
  • Português
  • Português do Brasil
  • Suomi
  • Svenska
  • Türkçe
  • Қазақ
  • বাংলা
  • हिंदी
  • Ελληνικά
  • Yкраї́нська
  • Log In
    or
    New user? Click here to register.Have you forgotten your password?
Repository logo
  • Communities & Collections
  • Research Outputs
  • Fundings & Projects
  • People
  • Statistics
  • English
  • Català
  • Čeština
  • Deutsch
  • Español
  • Français
  • Gàidhlig
  • Italiano
  • Latviešu
  • Magyar
  • Nederlands
  • Polski
  • Português
  • Português do Brasil
  • Suomi
  • Svenska
  • Türkçe
  • Қазақ
  • বাংলা
  • हिंदी
  • Ελληνικά
  • Yкраї́нська
  • Log In
    or
    New user? Click here to register.Have you forgotten your password?
  1. Home
  2. Indian Institute of Technology Madras
  3. Publication4
  4. An 80ma capacitor-less ldo with 6.5?a quiescent current and no frequency compensation using adaptive-deadzone ring amplifier
 
  • Details
Options

An 80ma capacitor-less ldo with 6.5?a quiescent current and no frequency compensation using adaptive-deadzone ring amplifier

Date Issued
01-11-2019
Author(s)
Xiao, Bohui
Venkatachala, Praveen Kumar
Xu, Yang
Elshater, Ahmed
Lee, Calvin Yoji
Leuenberger, Spencer
Khan, Qadeer Ahmad 
Indian Institute of Technology, Madras
Moon, Un Ku
DOI
10.1109/A-SSCC47793.2019.9056970
Abstract
This paper presents a capacitor-less low dropout (LDO) regulator that requires no frequency compensation, with the use of an adaptive-deadzone ring amplifier. Due to the dynamic behavior of the ring amplifier depending on the input voltage, the proposed LDO features a hybrid (digital or analog) operation and achieves both fast transient response and high output accuracy with a low quiescent current. Moreover, an adaptive deadzone biasing scheme is employed to ensure high stability for a wide range of load current operating conditions. A 1V LDO prototype with 80mA maximum load current is implemented in a 0.18?m CMOS process, consuming only a quiescent current of 6.5?A with a dropout voltage of 90mV. It achieves 172-432ns settling time for load current transitions between 1mA and 81mA. The active area is 0.1mm2.
Volume
2019-November
Subjects
  • Capacitor-less

  • Frequency compensatio...

  • Low dropout (ldo) reg...

  • Quiescent current

  • Ring amplifier

Indian Institute of Technology Madras Knowledge Repository developed and maintained by the Library

Built with DSpace-CRIS software - Extension maintained and optimized by 4Science

  • Cookie settings
  • Privacy policy
  • End User Agreement
  • Send Feedback