Repository logo
  • English
  • Català
  • Čeština
  • Deutsch
  • Español
  • Français
  • Gàidhlig
  • Italiano
  • Latviešu
  • Magyar
  • Nederlands
  • Polski
  • Português
  • Português do Brasil
  • Suomi
  • Svenska
  • Türkçe
  • Қазақ
  • বাংলা
  • हिंदी
  • Ελληνικά
  • Yкраї́нська
  • Log In
    or
    New user? Click here to register.Have you forgotten your password?
Repository logo
  • Communities & Collections
  • Research Outputs
  • Fundings & Projects
  • People
  • Statistics
  • English
  • Català
  • Čeština
  • Deutsch
  • Español
  • Français
  • Gàidhlig
  • Italiano
  • Latviešu
  • Magyar
  • Nederlands
  • Polski
  • Português
  • Português do Brasil
  • Suomi
  • Svenska
  • Türkçe
  • Қазақ
  • বাংলা
  • हिंदी
  • Ελληνικά
  • Yкраї́нська
  • Log In
    or
    New user? Click here to register.Have you forgotten your password?
  1. Home
  2. Indian Institute of Technology Madras
  3. Publication4
  4. The Belle II silicon vertex detector: Assembly and initial results
 
  • Details
Options

The Belle II silicon vertex detector: Assembly and initial results

Date Issued
21-08-2019
Author(s)
Thalmeier, R.
Casarosa, G.
Schwanda, C.
Aihara, H.
Aziz, T.
Bacher, S.
Bahinipati, S.
Barberio, E.
Baroncelli, Ti
Baroncelli, To
Basith, A. K.
Batignani, G.
Bauer, A.
Behera, P. K.
Bertacchi, V.
Bettarini, S.
Bhuyan, B.
Bilka, T.
Bosi, F.
Bosisio, L.
Bozek, A.
Buchsteiner, F.
Caria, G.
Ceccanti, M.
ÄŒervenkov, D.
Czank, T.
Dash, N.
De Nuccio, M.
Doležal, Z.
Forti, F.
Friedl, M.
Gobbo, B.
Grimaldo, J. A.M.
Hara, K.
Higuchi, T.
Irmler, C.
Ishikawa, A.
Jeon, H. B.
Joo, C.
Kaleta, M.
Kandra, J.
Kambara, N.
Kang, K. H.
Kodyš, P.
Kohriki, T.
Koike, S.
Komarov, I.
Kumar, M.
Kumar, R.
Kun, W.
KvasniÄ ka, P.
La Licata, C.
Lalwani, K.
Lanceri, L.
Lee, J. Y.
Lee, S. C.
Libby, J. 
Indian Institute of Technology, Madras
Lueck, T.
Mammini, P.
Martini, A.
Mayekar, S. N.
Mohanty, G. B.
Morii, T.
Nakamura, K. R.
Natkaniec, Z.
Onuki, Y.
Ostrowicz, W.
Paladino, A.
Paoloni, E.
Park, H.
Prasanth, K.
Profeti, A.
Rashevskaya, I.
Rao, K. K.
Rizzo, G.
Resmi, P. K.
Rozanska, M.
Sahoo, D.
Sasaki, J.
Sato, N.
Schultschik, S.
Stypula, J.
Suzuki, J.
Tanaka, S.
Tanigawa, H.
Taylor, G. N.
Tsuboyama, T.
Urquijo, P.
Vitale, L.
Watanuki, S.
Watanabe, M.
Watson, I. J.
Webb, J.
Wiechczynski, J.
Williams, S.
Yin, H.
Zani, L.
DOI
10.1016/j.nima.2018.08.066
Abstract
The “chip-on-sensor” concept of this detector minimizes the distance of the signal propagation from the double-sided silicon detector strips to the readout chips and thus reduces noise from strip capacitance. One half of the detector is built, the second half is being assembled at the time of writing. Prototypes have been tested in several test beams as well as in the so-called Phase 2 setup inside the detector structure. First results from a commissioning run of the Belle-II prototype SVD detector are presented. The measured signal-to-noise and timing performance are found to be according to design specifications.
Volume
936
Subjects
  • Assembly

  • First results

  • Silicon vertex detect...

Indian Institute of Technology Madras Knowledge Repository developed and maintained by the Library

Built with DSpace-CRIS software - Extension maintained and optimized by 4Science

  • Cookie settings
  • Privacy policy
  • End User Agreement
  • Send Feedback